Description Bachelors(Masters) in EE/EC/CS with 5 or Master+4 years digital design verification Extensive experience in ASIC/FPGA design and verification flows. Familiarity with modern verification practices including System Verilog, UVM and assertion based test Experience and …





